UNLIMITED FREE ACCESS TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

JEDEC JESD 8-28

300 mV Interface

active, Most Current
Buy Now
Organization: JEDEC
Publication Date: 1 June 2015
Status: active
Page Count: 10
scope:

This standard is to define and interface with a CMOS rail to rail signal that uses a 300 mV signal swing. This specification defines the maximum signaling rate, the signal levels, overshoot and undershoot limits, and the maximum input capacitance.

This interface is useful in short distance applications, typically of less than 5 mm. An important application of this interface is for in-package, die-to-die interconnection. Inpackage applications may also take advantage of reduced ESD (Electro-Static Discharge) tolerance requirements.

This interface may be used in both logic to memory and logic to logic applications. The memory used may be either volatile or non-volatile.

This specification only defines interface parameters. The function and interconnection of other parts of the devices is to be defined elsewhere.

Document History

JEDEC JESD 8-28
June 1, 2015
300 mV Interface
This standard is to define and interface with a CMOS rail to rail signal that uses a 300 mV signal swing. This specification defines the maximum signaling rate, the signal levels, overshoot and...
Advertisement