UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

JEDEC - JEP164

System Level ESD Part III: Review of ESD Testing and Impact on System-Efficient ESD Design (SEED)

active, Most Current
Organization: JEDEC
Publication Date: 1 October 2022
Status: active
Page Count: 144
scope:

This white paper presents the recent knowledge of system ESD field events and air discharge testing methods. Testing experience with the IEC 61000-4-2 (2008) and the ISO 10605 ESD standards has shown a range of differing interpretations of the test method and its scope. This often results in misapplication of the test method and a high test result uncertainty. This white paper aims to explain the problems observed and to suggest improvements to the ESD test standard and to enable a correlation with a SEED IC/PCB co-design methodology. This white paper is divided into a part on direct pin stressing (Part A) and IEC 61000-4-2 testing of chassis and display which is typically a type of air discharge (Part B). Part A discusses thenecessary industry alignments and standardization to support a unified SEED design procedure. Part Bprovides the input to improve the calibration and test reliability of IEC 61000-4-2 in the air discharge mode.

Document History

JEP164
October 1, 2022
System Level ESD Part III: Review of ESD Testing and Impact on System-Efficient ESD Design (SEED)
This white paper presents the recent knowledge of system ESD field events and air discharge testing methods. Testing experience with the IEC 61000-4-2 (2008) and the ISO 10605 ESD standards has shown...

References

Advertisement