UNLIMITED FREE
ACCESS TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Select Your Free Newsletters

Industry Newsletters

Select Your Free Product Alerts

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

ISO/IEC 10861

Information Technology - Microprocessor Systems - High-Performance Synchronous 32-Bit Bus: MULTIBUS II

active, Most Current
Buy Now
Organization: ISO
Publication Date: 27 April 1994
Status: active
Page Count: 140
ICS Code (Microprocessor systems): 35.160

Document History

ISO/IEC 10861
April 27, 1994
Information Technology - Microprocessor Systems - High-Performance Synchronous 32-Bit Bus: MULTIBUS II
A description is not available for this item.

References

This document is referenced by:
ISO/IEC 13961:02 - Information technology — Scalable Coherent Interface (SCI)
Published by CSA on January 1, 2002
Scope and directions Purpose: To define an interface standard for very high-performance multiprocessor systems that supports a coherent shared-memory model scalable to systems with up to 64 K nodes....
This document is referenced by:
IEEE 1156.2 - Environmental Specifications for Computer Systems
Published by IEEE on June 20, 1996
This standard is designed for use in conjunction with other standards such as the IEEE 1101 group of standards (Mechanical Specification for Microconnectors and Eurocard Form Factors), the IEEE 896...
This document is referenced by:
BS ISO/IEC 13213 - Information Technology - Microprocessor Systems - Control and Status Registers (CSR) Architecture for Microcomputer Buses
Published by BSI on September 15, 1995
A description is not available for this item.
Advertisement