UNLIMITED FREE ACCESS TO THE WORLD'S BEST IDEAS

close
Already an Engineering360 user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your Engineering360 Experience

close
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

JEDEC JESD 76

Description of 1.8 V CMOS Logic Devices

active, Most Current
Buy Now
Organization: JEDEC
Publication Date: 1 April 2000
Status: active
Page Count: 9
scope:

This standard continues the voltage specification migration to the next level beyond the 2.5 V specification already established in JESD80. In this standard, the input and output conditions are described for CMOS Logic products in a 1.8 V (Normal Range) application.

Document History

JEDEC JESD 76
April 1, 2000
Description of 1.8 V CMOS Logic Devices
This standard continues the voltage specification migration to the next level beyond the 2.5 V specification already established in JESD80. In this standard, the input and output conditions are...

References

Advertisement