JEDEC JESD 76
Description of 1.8 V CMOS Logic Devices
|Publication Date:||1 April 2000|
This standard continues the voltage specification migration to the next level beyond the 2.5 V specification already established in JESD80. In this standard, the input and output conditions are described for CMOS Logic products in a 1.8 V (Normal Range) application.