JEDEC JESD 52
Description of Low Voltage TTL-Compatible CMOS Logic Devices
|Publication Date:||1 November 1995|
This standard describes dc interface specifications and test environment for these devices that operate with 2.7 V to 3.6 V power supplies. The goal is to provide a consistent set of dc specifications for reference by logic suppliers and users alike.