UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

AENOR - UNE-EN 61523-2

Delay and power calculation standards -- Part 2: Pre-layout delay calculation specification for CMOS ASIC libraries (Endorsed by AENOR in January of 2003.)

active, Most Current
Organization: AENOR
Publication Date: 1 January 2003
Status: active
Page Count: 42
ICS Code (IT applications in industry): 35.240.50

Document History

UNE-EN 61523-2
January 1, 2003
Delay and power calculation standards -- Part 2: Pre-layout delay calculation specification for CMOS ASIC libraries (Endorsed by AENOR in January of 2003.)
A description is not available for this item.
Advertisement