UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

AENOR - UNE-EN 60191-6-20

Mechanical standardization of semiconductor devices -- Part 6-20: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Measuring methods for package dimensions of small outline J-lead packages (SOJ) (Endorsed by AENOR in February of 2011.)

active, Most Current
Organization: AENOR
Publication Date: 1 February 2011
Status: active
Page Count: 15
ICS Code (Semiconductor devices in general): 31.080.01

Document History

UNE-EN 60191-6-20
February 1, 2011
Mechanical standardization of semiconductor devices -- Part 6-20: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Measuring methods for package dimensions of small outline J-lead packages (SOJ) (Endorsed by AENOR in February of 2011.)
A description is not available for this item.
Advertisement