UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

AENOR - UNE-EN 60191-6-12

Mechanical standardization of semiconductor devices - Part 6-12: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guidelines for fine-pitch land grid array (FLGA) (Endorsed by AENOR in November of 2011.)

active, Most Current
Organization: AENOR
Publication Date: 1 November 2011
Status: active
Page Count: 23
ICS Code (Semiconductor devices in general): 31.080.01

Document History

UNE-EN 60191-6-12
November 1, 2011
Mechanical standardization of semiconductor devices - Part 6-12: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guidelines for fine-pitch land grid array (FLGA) (Endorsed by AENOR in November of 2011.)
A description is not available for this item.
March 26, 2004
Mechanical standardization of semiconductor devices -- Part 6-12: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for fine-pitch land grid array (FLGA) - Rectangular type
A description is not available for this item.
Advertisement