UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

AENOR - UNE-EN 60191-6-17

Mechanical standardization of semiconductor devices - Part 6-17: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for stacked packages - Fine-pitch ball grid array and fine-pitch land grid array (P-PFBGA and P-PFLGA) (Endorsed by AENOR in September of 2011.)

active, Most Current
Organization: AENOR
Publication Date: 1 September 2011
Status: active
Page Count: 31
ICS Code (Semiconductor devices in general): 31.080.01

Document History

UNE-EN 60191-6-17
September 1, 2011
Mechanical standardization of semiconductor devices - Part 6-17: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for stacked packages - Fine-pitch ball grid array and fine-pitch land grid array (P-PFBGA and P-PFLGA) (Endorsed by AENOR in September of 2011.)
A description is not available for this item.
Advertisement