UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

AENOR - UNE-EN 60191-6-6

Mechanical standardization of semiconductor devices -- Part 6-6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for fine pitch land grid array (FLGA).

active, Most Current
Organization: AENOR
Publication Date: 21 March 2002
Status: active
Page Count: 21
ICS Code (Semiconductor devices in general): 31.080.01

Document History

UNE-EN 60191-6-6
March 21, 2002
Mechanical standardization of semiconductor devices -- Part 6-6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for fine pitch land grid array (FLGA).
A description is not available for this item.
Advertisement