UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

CENELEC - EN IEC 63373

Dynamic on-resistance test method guidelines for GaN HEMT based power conversion devices

active, Most Current
Organization: CENELEC
Publication Date: 1 March 2022
Status: active
Page Count: 20
ICS Code (Other semiconductor devices): 31.080.99
scope:

In general, dynamic ON-resistance testing is a measure of charge trapping phenomena in GaN power transistors. This publication provides guidelines for testing dynamic ON-resistance of GaN lateral power transistor solutions. The test methods can be applied to the following:

a) GaN enhancement and depletion-mode discrete power devices [3];

b) GaN integrated power solutions;

c) the above in wafer and package levels.

The prescribed test methods can be used for device characterization, production testing, reliability evaluations and application assessments of GaN power conversion devices. This document is not intended to cover the underlying mechanisms of dynamic ON-resistance and its symbolic representation for product specifications.

Document History

EN IEC 63373
March 1, 2022
Dynamic on-resistance test method guidelines for GaN HEMT based power conversion devices
In general, dynamic ON-resistance testing is a measure of charge trapping phenomena in GaN power transistors. This publication provides guidelines for testing dynamic ON-resistance of GaN lateral...

References

Advertisement