JEDEC - EIA-390
TEST PROCEDURE FOR NOISE MARGIN MEASUREMENTS FOR SEMICONDUCTOR LOGIC GATING MICROCIRCUITS
inactive
Buy Now
| Organization: | JEDEC |
| Status: | inactive |
Document History
EIA-390
TEST PROCEDURE FOR NOISE MARGIN MEASUREMENTS FOR SEMICONDUCTOR LOGIC GATING MICROCIRCUITS
A description is not available for this item.