UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

DS/ISO/IEC 10857

Information technology - Microprocessor systems - Futurebus+ Logical protocol specification

inactive, Most Current
Organization: DS
Publication Date: 28 March 1996
Status: inactive
ICS Code (Microprocessor systems): 35.160
scope:

This International Standard specifies the logical (relative timing and behavioural protocol) layer for a set of signal lines that constitute a multiple segment bus architecture, and for the interfacing of modules connected to a bus segment. This international standard is intended to be used as a component within a profile (a collection of related specifications that must be used together by a product in order to claim conformance to a standard) to build systems with higher levels of compatibility.

Document History

DS/ISO/IEC 10857
March 28, 1996
Information technology - Microprocessor systems - Futurebus+ Logical protocol specification
This International Standard specifies the logical (relative timing and behavioural protocol) layer for a set of signal lines that constitute a multiple segment bus architecture, and for the...
Advertisement