UNLIMITED FREE ACCESS TO THE WORLD'S BEST IDEAS

close
Already an Engineering360 user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your Engineering360 Experience

close
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

ASTM International - ASTM F1049-00

Standard Practice for Shallow Etch Pit Detection on Silicon Wafers

inactive
Buy Now
Organization: ASTM International
Publication Date: 10 June 2000
Status: inactive
Page Count: 4
ICS Code (Semiconducting materials): 29.045
scope:

1.1 This practice is used to detect shallow etch pits, which may be related to the level of metallic impurities near the surface of silicon epitaxial or polished wafers.

1.2 This practice is not recommended for use in defect density evaluations, but as a subjective means of estimating defect densities and distributions on the surface of a polished or epitaxial wafer.

1.3 Silicon crystals doped either p- or n-type and with resistivities as low as 0.005 [omega][dot]cm may be evaluated. This practice is applicable for silicon wafers grown in either a (111) or (100) crystal orientation.

1.4 This practice utilizes a thermal oxidation process followed by a chemical preferential etchant to create and then delineate shallow etch pits.

1.5 The values stated in acceptable metric units are to be regarded as the standard. The values in parentheses are for information only.

1.6 This standard does not purport to address all of the safety concerns, if any, associated with its use. It is the responsibility of the user of this standard to establish appropriate safety and health practices and determine the applicability of regulatory limitations prior to use. Specific hazard statements are given in Section 9.

Document History

December 10, 2002
Standard Practice for Shallow Etch Pit Detection on Silicon Wafers (Withdrawn 2003
This standard was transferred to SEMI (www.semi.org) May 2003 1.1 This practice is used to detect shallow etch pits, which may be related to the level of metallic impurities near the surface of...
ASTM F1049-00
June 10, 2000
Standard Practice for Shallow Etch Pit Detection on Silicon Wafers
1.1 This practice is used to detect shallow etch pits, which may be related to the level of metallic impurities near the surface of silicon epitaxial or polished wafers. 1.2 This practice is not...
Advertisement