UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

DS/CLC/R 217-008

Language requirements for high-level synthesis

inactive, Most Current
Organization: DS
Publication Date: 14 August 1997
Status: inactive
Page Count: 24
ICS Code (Information technology (IT) in general): 35.020
scope:

In this report, the VHDL requirements in high-level synthesis will be described. Standardization needs in this area will be stressed. The main objective of this report is to provide a technical basis for further standardisation related with synthesis applications of VHDL, more concretely, behavioral synthesis.

Document History

DS/CLC/R 217-008
August 14, 1997
Language requirements for high-level synthesis
In this report, the VHDL requirements in high-level synthesis will be described. Standardization needs in this area will be stressed. The main objective of this report is to provide a technical basis...
Advertisement