UNLIMITED FREE ACCESS TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

IEEE 1076.3

Standard VHDL Synthesis Packages

inactive
Buy Now
Organization: IEEE
Publication Date: 20 March 1997
Status: inactive
Page Count: 49
scope:

This standard defines standard practices for synthesizing binary digital electronic circuits from VHDL source code. It includes the following:

a) The hardware interpretation of values belonging to the BIT and BOOLEAN types defined by IEEE Std 1076-1993 and to the STD_ULOGIC type defined by IEEE Std 1164-1993.

b) A function (STD_MATCH) that provides "don't care" or "wild card" testing of values based on the STD_ULOGIC type.

c) Standard functions for representing sensitivity to the edge of a signal.

d) Two packages that define vector types for representing signed and unsigned arithmetic values, and that define arithmetic, shift, and type conversion operations on those types.

This standard is designed for use with IEEE Std 1076-1993. Modifications that may be made to the packages for use with the previous edition, IEEE Std 1076-1987, are described in 7.2.

Document History

IEEE 1076.3
March 20, 1997
Standard VHDL Synthesis Packages
This standard defines standard practices for synthesizing binary digital electronic circuits from VHDL source code. It includes the following: a) The hardware interpretation of values belonging to...

References

Advertisement