DLA - SMD-5962-86850
MICROCIRCUITS, DIGITAL, ADVANCED SCHOTTKY TTL, 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER, MONOLITHIC SILICON
| Organization: | DLA |
| Publication Date: | 26 June 1987 |
| Status: | inactive |
| Page Count: | 12 |
scope:
This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
The complete part number shall be as shown in the following example:
The device type shall identify the circuit function as follows:
Device type Generic number Circuit function 01 54F194 4-bit bidirectional universal shift register, cascadable
The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:
Outline letter Case outline E D-2 (16-lead, ¼" × ⅞"), dual-in-line package F F-5 (16-lead, ¼" × ⅜"), flat package 2 C-2 (20-terminal, .350" × .350"), square chip carrier package
Supply voltage range - - - - - - - - - - - - - - −0.5 V dc to +7.0 V dc Input voltage range- - - - - - - - - - - - - - - −1.5 V dc at −18 mA to +7.0 V dc Storage temperature- - - - - - - - - - - - - - - 65°C to +150°C Maximum power dissipation (PD) per device 1/ - - 253 mW Lead temperature (soldering, 10 seconds) - - - - +300° C Thermal resistance, junction-to-case (θJC): Cases E and F- - - - - - - - - - - - - - - - - (See MIL-M-38510, appendix C) Case 2 - - - - - - - - - - - - - - - - - - - - 80°C/W 2/ Junction temperature (TJ) 3/ - - - - - - - - - - +175°C
Supply voltage (VCC) - - - - - - - - - - - - - - 4.5 V dc minimum to 5.5 V dc maximum Minimum high level input voltage (VIH) - - - - - 2.0 V dc Maximum low level input voltage (VIL)- - - - - - 0.8 V dc Width of clock pulse low tPW(CPL)- - - - - - - - 6.0 ns minimum Width of clock pulse high tPW(CPH) - - - - - - - 6.0 ns minimum Width of master reset pulse low tPW(MRL) - - - - 5.0 ns minimum Setup time, data high to clock pulse tSD(H)- - - 6.0 ns minimum Setup time, data low to clock pulse tSD(L) - - - 4.0 ns minimum Hold time, data high to clock pulse tHD(H) - - - 2.0 ns minimum Hold time, data low to clock pulse tHD(L)- - - - 1.0 ns minimum Setup time, select high to clock pulse tSS(H)- - 10.5 ns minimum Setup time, select low to clock pulse tSS(L) - - 8.0 ns minimum Hold time, select high to clock pulse tHS(H) - - 0.0 ns minimum Hold time, select low to clock pulse tHS(L) - - 0.0 ns minimum Recovery time, master reset to clock pulse trec(MR/CP)- - - - - - - - - - - - - - - - - - 9.0 ns minimum Input clock frequency f(CL0CK) - - - - - - - - - 0 to 80 MHz Case operating temperature range (TC)- - - - - - −5°C to +125°C
intended Use:
Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for... View More
Document History
