UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

DOD - DESC-DWG-85009

DELAY LINES, ACTIVE, TWO DELAY LINES, 14-PIN DIP, TTL INTERFACED

active, Most Current
Buy Now
Organization: DOD
Publication Date: 5 March 2014
Status: active
Page Count: 9
scope:

This drawing describes the requirements for a family of 14-pin delay lines with two delay lines per package.

intended Use:

Devices conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for... View More

Document History

DESC-DWG-85009
March 5, 2014
DELAY LINES, ACTIVE, TWO DELAY LINES, 14-PIN DIP, TTL INTERFACED
Devices conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM...
June 17, 2008
DELAY LINES, ACTIVE, TWO DELAY LINES, 14-PIN DIP, TTL INTERFACED
Devices conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM...
January 11, 1993
DELAY LINES, ACTIVE, TWO DELAY LINES, 14-PIN DIP, TTL INTERFACED
This drawing describes the requirements for a family of 14-pin delay lines with two delay lines per package. The complete PIN shall be as shown in the following example:
August 5, 1988
DELAY LINES, ACTIVE, TWO DELAY LINES, 14-PIN DIP, TTL INTERFACED
A description is not available for this item.
October 19, 1987
DELAY LINES, ACTIVE, TWO DELAY LINES, 14-PIN DIP, TTL INTERFACED
A description is not available for this item.
May 9, 1985
DELAY LINES, ACTIVE, TWO DELAY LINES, 14-PIN DIP, TTL INTERFACED
A description is not available for this item.
February 25, 1985
DELAY LINES, ACTIVE, TWO DELAY LINES, 14-PIN DIP, TTL INTERFACED
A description is not available for this item.

References

Advertisement