UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

JEDEC JESD 61

Isothermal Electromigration Test Procedure

active, Most Current
Buy Now
Organization: JEDEC
Publication Date: 1 October 2007
Status: active
Page Count: 50
scope:

This standard describes an algorithm for the execution of the isothermal test, using computer-controlled instrumentation. The primary use of this test is for the monitoring of microelectronic metallization lines at wafer level (1) in process development, to evaluate process options, (2) in manufacturing, to monitor metallization reliability and (3) to monitor/evaluate process equipment. While it is developed as a fast WLR test, it can also be an effective tool for complementing the reliability data obtained through the standard package level electromigration test.

Document History

JEDEC JESD 61
October 1, 2007
Isothermal Electromigration Test Procedure
This standard describes an algorithm for the execution of the isothermal test, using computer-controlled instrumentation. The primary use of this test is for the monitoring of microelectronic...
May 1, 2007
Isothermal Electromigration Test Procedure
A description is not available for this item.
April 1, 1997
Isothermal Electromigration Test Procedure
A description is not available for this item.

References

Advertisement