UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

JEDEC JEP 156

Chip-Package Interaction Understanding, Identification and Evaluation

inactive
Buy Now
Organization: JEDEC
Publication Date: 1 March 2009
Status: inactive
Page Count: 24
scope:

This publication references a set of frequently recommended and accepted JEDEC reliability stress tests. These tests are used for qualifying new and modified technology/ process/ product families, as well as individual solid state surface-mount products. 

Document History

March 1, 2018
Chip-Package Interaction Understanding, Identification, and Evaluation
This publication references a set of frequently recommended and accepted JEDEC reliability stress tests. These tests are used for qualifying new and modified technology/ process/ product families, as...
JEDEC JEP 156
March 1, 2009
Chip-Package Interaction Understanding, Identification and Evaluation
This publication references a set of frequently recommended and accepted JEDEC reliability stress tests. These tests are used for qualifying new and modified technology/ process/ product families, as...

References

Advertisement