UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

JEDEC - JEP192

Guidelines for Gate Charge (QG) Test Method for SiC MOSFET

active, Most Current
Organization: JEDEC
Publication Date: 1 December 2022
Status: active
Page Count: 16
scope:

For SiC MOSFET, the gate-charge characteristic behaves different to conventional silicon power MOSFETs. The most distinct point is the absence of a real Miller plateau. Due to short n-channels, which are typically used in SiC MOSFETs, practically a Miller "ramp" is measured. The standard QG extraction methods [1] cannot be easily applied. Furthermore, the presence of a VGS,TH hysteresis [2] makes it necessary to define clearly the starting gate voltage for QG measurement and extraction. The following document defines a QGS,TOT, QGD and QGS,TH which can be extracted from a measured QG waveform.

The test and extraction method can be applied to the following:

• N-Channel SiC MOSFET (vertical structure)

• Wafer and package levels

Document History

JEP192
December 1, 2022
Guidelines for Gate Charge (QG) Test Method for SiC MOSFET
For SiC MOSFET, the gate-charge characteristic behaves different to conventional silicon power MOSFETs. The most distinct point is the absence of a real Miller plateau. Due to short n-channels, which...

References

Advertisement