UNLIMITED FREE
ACCESS TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Select Your Free Newsletters

Industry Newsletters

Select Your Free Product Alerts

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

DLA - DSCC-VID-V62/12604

MICROCIRCUIT, LINEAR, LOW NOISE JFET INPUT OPERATIONAL AMPLIFIER, MONOLITHIC SILICON

inactive
Organization: DLA
Publication Date: 19 January 2012
Status: inactive
Page Count: 10
scope:

This drawing documents the general requirements of a high performance low noise junction field effect transistor (JFET) input operational amplifier microcircuit, with an operating temperature range of -40°C to +125°C.

Document History

DSCC-VID-V62/12604 REV B
August 22, 2019
MICROCIRCUIT, LINEAR, LOW NOISE JFET INPUT OPERATIONAL AMPLIFIER, MONOLITHIC SILICON
This drawing documents the general requirements of a high performance low noise junction field effect transistor (JFET) input operational amplifier microcircuit, with an operating temperature range...
DSCC-VID-V62/12604 REV A
December 4, 2012
MICROCIRCUIT, LINEAR, LOW NOISE JFET INPUT OPERATIONAL AMPLIFIER, MONOLITHIC SILICON
This drawing documents the general requirements of a high performance low noise junction field effect transistor (JFET) input operational amplifier microcircuit, with an operating temperature range...
DSCC-VID-V62/12604
January 19, 2012
MICROCIRCUIT, LINEAR, LOW NOISE JFET INPUT OPERATIONAL AMPLIFIER, MONOLITHIC SILICON
This drawing documents the general requirements of a high performance low noise junction field effect transistor (JFET) input operational amplifier microcircuit, with an operating temperature range...

References

This document references:
JEP95 BOOK 1 - Book One Registered and Standard Outlines for Solid State and Related Products
Published by JEDEC on March 1, 1997
PREFACE This Publication contains those solid state product outlines and other associated drawings that have been registered and assigned a JEDEC designation and are printed on white paper. Product...
This document references:
JEDEC JESD 51-7 - High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
Published by JEDEC on February 1, 1999
This fixturing further defines the environment for thermal test of packaged microelectronic devices. Its function is to provide an alternate mounting surface for the analysis of heat flow in...
Advertisement