UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

DLA - SMD-5962-97585

MICROCIRCUIT, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, OCTAL BUFFERS W/ACTIVE LOW ENABLED 3-STATE INVERTED OUTPUTS, MONOLITHIC SILICON

inactive
Organization: DLA
Publication Date: 30 April 1997
Status: inactive
Page Count: 15
scope:

This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

The PIN is as shown in the following example:

Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

The device type(s) identify the circuit function as follows:

Device type Generic number Circuit function 01 54F240 Octal buffers w/active low enabled 3-state inverted outputs

The device class designator is a single letter identifying the product assurance level as follows:

Device class Device requirements documentation M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A Q or V Certification and qualification to MIL-PRF-38535

The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter Descriptive designator Terminals Package style R GDIP1-T20 or CDIP2-T20 20 Dual-in-line package S GDFP2-F20 or CDFP3-F20 20 Flat package 2 CQCC1-N20 20 Square leadless chip carrier

The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

Supply voltage range (VCC) ---------------------------------------------------- −0.5 V dc to 7.0 V dc Input voltage range (VI) 2/ --------------------------------------------------- −1.2 V dc to 7.0 V dc Input current range ----------------------------------------------------------- −30 mA to 5 mA Voltage range applied to any output in the disabled or power-off state--------- −0.5 V to 5.5 V Voltage range applied to any output in the high state ------------------------- −0.5 V to VCC Current into any output in the low state -------------------------------------- 96 mA Operating free-air temperature range (TA) ------------------------------------- −55°C to +125°C Maximum power dissipation (PD) ------------------------------------------------ 71.5 mW Storage temperature range ----------------------------------------------------- −65°C to + 150°C Thermal resistance, junction-to-case (ΘJC) ------------------------------------ See MIL-STD-1835 Junction temperature (TJ) ----------------------------------------------------- 175°C

Supply voltage range (VCC) ---------------------------------------------------- +4.5 V dc to +5.5 V dc Minimum high level input voltage (VIH) ---------------------------------------- +2.0 V Maximum low level input voltage (VIL) ----------------------------------------- +0.8 V Input clamp current (IIK) ----------------------------------------------------- −18mA Maximum high level output current (IOH) --------------------------------------- −12 mA Maximum low level output current (IOL) ----------------------------------------- +48 mA Operating free-air temperature range (TA) ------------------------------------- −55°C to +125°C

Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)..................................... XX percent 2/

intended Use:

Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (Original equipment), design applications, and logistics purposes.

Microcircuits... View More

Document History

October 15, 2021
MICROCIRCUIT, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, OCTAL BUFFERS W/ACTIVE LOW ENABLED 3-STATE INVERTED OUTPUTS, MONOLITHIC SILICON
Scope. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes...
November 22, 2016
MICROCIRCUIT, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, OCTAL BUFFERS W/ACTIVE LOW ENABLED 3-STATE INVERTED OUTPUTS, MONOLITHIC SILICON
This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are...
December 12, 2006
MICROCIRCUIT, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, OCTAL BUFFERS W/ACTIVE LOW ENABLED 3-STATE INVERTED OUTPUTS, MONOLITHIC SILICON
This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes...
SMD-5962-97585
April 30, 1997
MICROCIRCUIT, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, OCTAL BUFFERS W/ACTIVE LOW ENABLED 3-STATE INVERTED OUTPUTS, MONOLITHIC SILICON
This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes...

References

Advertisement