UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

DOD - SMD 5962-98627

MICROCIRCUIT, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY, TTL, DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS W/CLEAR AND PRESET, MONOLITHIC SILICON

inactive
Buy Now
Organization: DOD
Publication Date: 30 June 1998
Status: inactive
Page Count: 13
scope:

This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

The PIN is as shown in the following example:

Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

The device type(s) identify the circuit function as follows:

Device type Generic number Circuit function 01 54AS74A Dual positive-edge-triggered D-type flip-flops w/clear and preset

The device class designator is a single letter identifying the product assurance level as follows:

Device class Device requirements documentation M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A Q or V Certification and qualification to MIL-PRF-38535

The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter Descriptive designator Terminals Package style C GDIP1-T14 or CDIP2-T14 14 Dual-in-line 2 CQCC1-N20 20 Square chip carrier

The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

Supply voltage (VCC) .............................................. +7.0 V dc Maximum power dissipation (PD) 2/ ................................. 112 mW Input voltage (VI) ................................................ +7.0 V dc Storage temperature range ......................................... −65°C to +150°C Thermal resistance, junction-to-case (ΘJC) ......................... See MIL-STD-1835 Junction temperature (TJ) ......................................... +175°C Case operating temperature range (TC) ............................. −55°C to +125°C

Supply voltage range (VCC) ........................................ +4.5 V dc to +5.5 V dc High-level input voltage (VIH) .................................... +2.0 V minimum Low-level input voltage (VIL) ..................................... +0.8 V maximum High-level output current (IOH) ................................... −2.0 mA maximum Low-level output current (IOL) .................................... 20 mA maximum Clock Frequency (fclock) .......................................... 0-90 MHz Pulse duration (tw): [P bar][R bar][E bar] or [C bar][L bar][R bar] low .................................................. 4 ns minimum CLK high ........................................................ 4 ns minimum CLK low ......................................................... 5.5 ns minimum Setup time before CLK↑ (tsu): Data: ........................................................... 4.5 ns minimum [P bar][R bar][E bar] or [C bar][L bar][R bar] inactive: ............................................ 2 ns minimum Hold time after CLK↑ (th) Data ................................... 0 ns minimum Case operating temperature (TC) ................................... −55°C to +125°C

Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012) ..................... XX percent 3/

intended Use:

Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

Microcircuits... View More

Document History

May 22, 2019
MICROCIRCUIT, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY, TTL, DUAL POSITIVEEDGE- TRIGGERED D-TYPE FLIP-FLOPS W/CLEAR AND PRESET, MONOLITHIC SILICON
Scope. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes...
August 25, 2014
MICROCIRCUIT, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY, TTL, DUAL POSITIVEEDGE- TRIGGERED D-TYPE FLIP-FLOPS W/CLEAR AND PRESET, MONOLITHIC SILICON
This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are...
March 12, 2007
MICROCIRCUIT, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY, TTL, DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS W/CLEAR AND PRESET, MONOLITHIC SILICON
This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes...
SMD 5962-98627
June 30, 1998
MICROCIRCUIT, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY, TTL, DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS W/CLEAR AND PRESET, MONOLITHIC SILICON
This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes...

References

Advertisement