UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

NPFC - MIL-M-38510/63

MICROCIRCUITS, DIGITAL, ECL, QUAD TRANSLATOR, MONOLITHIC SILICON

inactive
Buy Now
Organization: NPFC
Publication Date: 17 June 1985
Status: inactive
Page Count: 29
scope:

This specification covers the detail requirements for monolithic silicon, ECL, logic gating microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete part number.

The part number shall be in accordance with MIL-M-38510.

The device types shall be as follows:

Device type Circuit 01 Quad translator, TTL to ECL 02 Quad translator, ECL to TTL

The device class shall be the product assurance level as defined in MIL-M-38510.

The case outlines shall be designated as follows:

Outline letter Case outline (see MIL-M-38510, appendix C) E D-2 (16 pin, ¼" × ⅞"), dual-in-line package F F-5 (16 pin, ¼" × ⅜"), flat-package

Supply voltage range - - - - - - - - - - - 0 V dc to −7.0 V dc for VEE 0 V dc to +7.0 V dc for VCC Input voltage range Device type 01 - - - - - - - - - - - - +5.0 V dc to GND Device type 02 - - - - - - - - - - - - GND to VEE Storage temperature range - - - - - - - - −65°C to 150°C Maximum power dissipation (PD) per gate 1/ Device type 01 - - - - - - - - - - - - 145 mW Device type 02 - - - - - - - - - - - - 130 mW Lead temperature (soldering, 10 seconds) - +260°C Thermal resistance, junction-to-case (θJC): Cases E and F - - - - - - - - - - - - See MIL-M-38510, appendix C. Case 2- - - - - - - - - - - - - - - - - 0.08°C/W 2/ Junction temperature (TJ) - - - - - - - - +165°C 3/ Maximum output current Device type 01 - - - - - - - - - - - - −50 mA Device type 02 - - - - - - - - - - - - +24 mA

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Rome Air Development Center (RBE-2), Griffiss AFB, NY 13441, by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter

Supply voltage (VCC)- - - - - - - - - - - - −5.46 V minimum to +5.5 V maximum Minimum high-level input voltage (VIH)- - - −1.105 v at TA = +25°C (ECL), 2.0 V (TTL) (at 500 linear ft/min) −1.000 V at TA = +125°C (ECL), 2.0 V (TTL) (ft/min) −1.255 V at TA = −55°C (ECL), 2.0 V (TTL) Maximum low-level input voltage (VIL) - - - −1.475 V at TA = +25°C (ECL), 0.8 V (TTL) (at 500 linear ft/min) −1.400 V at TA = +125°C (ECL), 0.8 V (TTL) −1.510 V at TA = −55°C (ECL), 0.8 V (TTL) Normalized fanout (each output) - - - - - - 10 4/ Case operating temperature range (TC) - - - −55°C to +125°C (at 500 linear ft/min) Case operating temperature range (TC) (at still air) Device type 01 - - - - - - - - - - - - - - −55°C to +105°C (case E) −55°C to +115°C (case F) Device type 02 - - - - - - - - - - - - - - −55°C to +115°C (case E) −55°C to +120°C (case F)

intended Use:

Microcircuits conforming to this specification are intended for original equipment design applications and logisitic support of existing equipment.

Document History

MICROCIRCUITS, DIGITAL, ECL, QUAD TRANSLATOR, MONOLITHIC SILICON
A description is not available for this item.
August 2, 2011
Microcircuits, Digital, ECL, Quad Translator, Monolithic Silicon
This specification covers the detail requirements for monolithic silicon, ECL, logic gating microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided...
October 25, 2006
MICROCIRCUITS, DIGITAL, ECL, QUAD TRANSLATOR, MONOLITHIC SILICON
This specification covers the detail requirements for monolithic silicon, ECL, logic gating microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided...
July 20, 2005
MICROCIRCUITS, DIGITAL, ECL, QUAD TRANSLATOR, MONOLITHIC SILICON
This specification covers the detail requirements for monolithic silicon, ECL, logic gating microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided...
January 12, 2000
MICROCIRCUITS, DIGITAL, ECL, QUAD TRANSLATOR, MONOLITHIC SILICON
This is an advance copy of the dated document. The final document after review by Defense Automated Printing Service may be slightly different in format. Actual technical content will be the same....
July 8, 1997
MICROCIRCUITS, DIGITAL, ECL, QUAD TRANSLATOR, MONOLITHIC SILICON
A description is not available for this item.
MIL-M-38510/63
June 17, 1985
MICROCIRCUITS, DIGITAL, ECL, QUAD TRANSLATOR, MONOLITHIC SILICON
This specification covers the detail requirements for monolithic silicon, ECL, logic gating microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided...
March 18, 1981
MICROCIRCUITS, DIGITAL, ECL, QUAD TRANSLATOR, MONOLITHIC SILICON
A description is not available for this item.
July 14, 1978
MICROCIRCUITS, DIGITAL, ECL, QUAD TRANSLATOR, MONOLITHIC SILICON
A description is not available for this item.

References

Advertisement