UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

DLA - SMD-5962-96894

MICROCIRCUIT, DIGITAL-LINEAR, CMOS, 3.3 V 10 BIT ANALOG TO DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS, MONOLITHIC SILICON

inactive
Organization: DLA
Publication Date: 18 September 1996
Status: inactive
Page Count: 22
scope:

This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

The PIN is as shown in the following example:

Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

The device type identify the circuit function as follows:

Device type Generic number Circuit function 01 TLV1543 3.3 V 10 Bit Analog to Digital Converters with Serial Control and 11 Analog Inputs

The device class designator is a single letter identifying the product assurance level as follows:

Device class Device requirements documentation M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A Q or V Certification and qualification to MIL-PRF-38535

The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter Descriptive designator Terminals Package style R GDIP1-T20 or CDIP2-T20 20 Dual-in-line 2 CQCC1-N20 20 Leadless chip carrier package S GDFP2-F20 or CDFP3-F20 20 Flat package

The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

Supply voltage range, (VCC) ................................................ −0.5 V dc to +6.0 V dc 2/ Input voltage range (VIN) (any input) ....................................... −0.3 V to VCC+0.3 V Output voltage (VOUT) ....................................................... +0.3 V to VCC+0.3 V Positive reference voltage, Vref+ ........................................... VCC + 0.1 V Negative reference voltage, Vref− ........................................... −0.1 V Peak input current (any input)............................................... ±20 mA Peak total input current (all inputs) ....................................... ±30 mA Storage temperature range (TSTG) ........................................... −65°C to +150°C Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds ................ +260°C Thermal resistance, junction-to-case (ΘJC)................................... See MIL-STD-1835

Supply voltage range (VCC) .................................................. 3.0 V dc to 3.6 V dc Positive reference voltage, (Vref+) ......................................... VCC 3/ Negative reference voltage, (Vref−) ......................................... 0.0 V 3/ Differential reference voltage, Vref+ − Vref−................................ +2.5 V dc to VCC+0.2 V dc 3/ Analog input voltage ........................................................ 0.0 V to VCC 3/ High-level control input voltage, VIH(VCC = 3.0 V to 3.6 V).................. 2.0 V dc Low-level control input voltage, VIL(VCC = 3.0 V to 3.6 V)................... 0.8 V dc Setup time, address bits at data input before I/O CLOCK ↑, tsu(A) ............ 100 ns (see figure 4) Hold time, [C bar][S bar] address bits after I/O CLOCK ↑,th(A) (see figure 4) ............. 0.0 ns Hold time, low after last I/O CLOCK ↓, th(CS) ................................ 0.0 ns Setup time, [C bar][S bar] low before clocking in first address bit, tsu(CS) ............ 1.425 µs 4/ Clock frequency at I/O CLOCK................................................. 0 to 2.1 MHz 5/ Pulse duration, I/O CLOCK high, twH(I/O)..................................... 190 ns Pulse duration, I/O CLOCK low, twL(I/O)...................................... 190 ns Transition, I/O CLOCK, tt(I/O)............................................... 1 µs 6/ Transition time, ADDRESS and [C bar][S bar], tt(CS)...................................... 10 µs Operating free-air temperature range (TA) ................................... −55°C to +125°C

intended Use:

Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

Microcircuits... View More

Document History

November 21, 2023
MICROCIRCUIT, DIGITAL-LINEAR, CMOS, 3.3 V 10 BIT ANALOG TO DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS, MONOLITHIC SILICON
Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes. Replaceability....
June 17, 2010
MICROCIRCUIT, DIGITAL-LINEAR, CMOS, 3.3 V 10 BIT ANALOG TO DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS, MONOLITHIC SILICON
This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes...
SMD-5962-96894
September 18, 1996
MICROCIRCUIT, DIGITAL-LINEAR, CMOS, 3.3 V 10 BIT ANALOG TO DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS, MONOLITHIC SILICON
This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes...

References

Advertisement