UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

JEDEC JESD 28

Procedure for Measuring N-Channel MOSFET Hot-Carrier-Induced Degradation under DC Stress

active, Most Current
Buy Now
Organization: JEDEC
Publication Date: 1 December 2001
Status: active
Page Count: 20
scope:

This document describes an accelerated test for measuring the hot-carrier-induced degradation of a single n-channel MOSFET using dc bias. The purpose of this document is to specify a minimum set of measurements so that valid comparisons can be made between different technologies, IC processes, and process variations in a simple, consistent and controlled way. The measurements specified should be viewed as a starting point in the characterization and benchmarking of the transistor manufacturing process.

Document History

JEDEC JESD 28
December 1, 2001
Procedure for Measuring N-Channel MOSFET Hot-Carrier-Induced Degradation under DC Stress
This document describes an accelerated test for measuring the hot-carrier-induced degradation of a single n-channel MOSFET using dc bias. The purpose of this document is to specify a minimum set of...
September 1, 2001
N-Channel MOSFET Hot-Carrier Data Analysis
A description is not available for this item.
January 1, 1995
Procedure for Measuring N-Channel MOSFET Hot-Carrier-Induced Degradation at Maximum Substrate Current under DC Stress
A description is not available for this item.

References

Advertisement