UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

JEDEC JESD 92

Procedure for Characterizing Time- Dependent Dielectric Breakdown of Ultra-Thin Gate Dielectrics

active, Most Current
Buy Now
Organization: JEDEC
Publication Date: 1 August 2003
Status: active
Page Count: 32
scope:

This document defines a constant voltage stress test procedure for characterizing time-dependent dielectric breakdown or Â"wear-outÂ" of thin gate dielectrics used in integrated circuit technologies. The test is designed to obtain voltage and temperature acceleration parameters required to estimate oxide life at use conditions. The test procedure includes sophisticated techniques to detect breakdown in ultra-thin films that typically exhibit large tunneling currents and soft or noisy breakdown characteristics. This document includes an annex that discusses test structure design, methods to determine the oxide electric field in ultra-thin films, statistical models, extrapolation models, and example failure-rate calculations.

Document History

JEDEC JESD 92
August 1, 2003
Procedure for Characterizing Time- Dependent Dielectric Breakdown of Ultra-Thin Gate Dielectrics
This document defines a constant voltage stress test procedure for characterizing time-dependent dielectric breakdown or Â"wear-outÂ" of thin gate dielectrics used in integrated circuit technologies....

References

Advertisement