UNLIMITED FREE
ACCESS TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Select Your Free Newsletters

Industry Newsletters

Select Your Free Product Alerts

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

New! AI Engineering Assistant 
- Trained on our vast library of engineering resources.

DLA - DSCC-VID-V62/03610 REV C

MICROCIRCUIT, DIGITAL, CMOS, DIGITAL SIGNAL PROCESSOR, MONOLITHIC SILICON

active, Most Current
Organization: DLA
Publication Date: 16 January 2018
Status: active
Page Count: 49
scope:

This drawing documents the general requirements of a high performance digital signal processor microcircuit, with an operating temperature range of -40°C to +100°C for device type 01 and -55°C to +125°C for device type 02 as shown in 1.2.1 below.

Document History

DSCC-VID-V62/03610 REV C
January 16, 2018
MICROCIRCUIT, DIGITAL, CMOS, DIGITAL SIGNAL PROCESSOR, MONOLITHIC SILICON
This drawing documents the general requirements of a high performance digital signal processor microcircuit, with an operating temperature range of -40°C to +100°C for device type 01 and -55°C to...
DSCC-VID-V62/03610 REV B
March 22, 2012
MICROCIRCUIT, DIGITAL, CMOS, DIGITAL SIGNAL PROCESSOR, MONOLITHIC SILICON
This drawing documents the general requirements of a high performance digital signal processor microcircuit, with an operating temperature range of −40°C to +100°C for device type 01 and −55°C to...
DSCC-VID-V62/03610 REV A
November 1, 2005
MICROCIRCUIT, DIGITAL, CMOS, DIGITAL SIGNAL PROCESSOR, MONOLITHIC SILICON
This drawing documents the general requirements of a high performance digital signal processor microcircuit, with an operating temperature range of −40°C to +100°C for device type 01 and −55°C to...
DSCC-VID-V62/03610
December 18, 2002
MICROCIRCUIT, DIGITAL, CMOS, DIGITAL SIGNAL PROCESSOR, MONOLITHIC SILICON
A description is not available for this item.

References

This document references:
IEEE 1149.1 - Test Access Port and Boundary-Scan Architecture
Published by IEEE on February 6, 2013
This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: - Testing the interconnections between integrated circuits once they have been...
This document references:
JEP95 BOOK 1 - Book One Registered and Standard Outlines for Solid State and Related Products
Published by JEDEC on March 1, 1997
PREFACE This Publication contains those solid state product outlines and other associated drawings that have been registered and assigned a JEDEC designation and are printed on white paper. Product...
This document references:
JEP95 BOOK 2 - Registered and Standard Outlines for Solid State and Related Products
Published by JEDEC on March 1, 1997
A description is not available for this item.
Advertisement