UNLIMITED FREE
ACCESS TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Select Your Free Newsletters

Industry Newsletters

Select Your Free Product Alerts

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

DLA - DSCC-DWG-V62/21613

MICROCIRCUIT, DIGITAL, LOW-POWER, HIGH-PERFORMANCE, WIDEBAND PLLATINUM RF SYNTHESIZER, MONOLITHIC SILICON

inactive
Organization: DLA
Publication Date: 17 December 2021
Status: inactive
Page Count: 17
scope:

Scope.

This drawing documents the general requirements of a low power, high performance, wideband PLLatinumTM RF synthesizer microcircuit, with an operating temperature range of -40°C to +85°C.

Document History

DSCC-DWG-V62/21613 REV A
August 5, 2022
MICROCIRCUIT, DIGITAL, LOW-POWER, HIGH-PERFORMANCE, WIDEBAND PLLATINUM RF SYNTHESIZER, MONOLITHIC SILICON
This drawing documents the general requirements of a low power, high performance, wideband PLLatinumTM RF synthesizer microcircuit, with an operating temperature range of -55ºC to +125ºC.
DSCC-DWG-V62/21613
December 17, 2021
MICROCIRCUIT, DIGITAL, LOW-POWER, HIGH-PERFORMANCE, WIDEBAND PLLATINUM RF SYNTHESIZER, MONOLITHIC SILICON
Scope. This drawing documents the general requirements of a low power, high performance, wideband PLLatinumTM RF synthesizer microcircuit, with an operating temperature range of -40°C to +85°C.

References

This document references:
JEDEC JEP 155 - Recommended ESD Target Level for HBM Qualification
Published by JEDEC on July 1, 2018
The intent of this report is to document and provide critical information to assess and make decisions on safe ESD level requirements. The scope of this document is to provide this information to...
This document references:
JEP157A - Recommended ESD-CDM Target Levels
Published by JEDEC on April 1, 2022
The intent of this report is to document and provide critical information to assess and make decisions on safe CDM ESD level requirements. The scope of this document is to provide this information to...
This document references:
JEP95 JEDEC STD NO. 95-1 - JEDEC Standard No. 95-1 Section 4 Design Guidelines
Published by JEDEC on March 1, 1997
INTRODUCTION History JEDEC REGISTERED AND STANDARD OUTLINES FOR SEMICONDUCTOR DEVICES, JEDEC PUBLICATION 95, is the official JEDEC Publication that contains the registered or standard mechanical...
This document references:
JS-001 - Electrostatic Discharge Sensitivity Testing Human Body Model (HBM) - Device Level
Published by JEDEC on May 1, 2023
This standard establishes the procedure for testing, evaluating, and classifying devices and microcircuits according to their susceptibility (sensitivity) to damage or degradation by exposure to a...
View Less
View All
Advertisement