UNLIMITED FREE ACCESS TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

JEDEC - JEP157A

Recommended ESD-CDM Target Levels

active, Most Current
Organization: JEDEC
Publication Date: 1 April 2022
Status: active
Page Count: 174
scope:

The intent of this report is to document and provide critical information to assess and make decisions on safe CDM ESD level requirements. The scope of this document is to provide this information to quality organizations in both semiconductor companies and their IC customers.

Special Notes on System Level ESD:

1. This work and the recommendations therein are intended for component level safe ESD requirements and will have little or no effect on system level ESD results.

2. Systems and System boards should continue to be designed to meet appropriate ESD threats regardless of the components in the systems that are meeting the new recommendations from this work, and that all proper system reliability must be assessed through the IEC test method.

Document History

JEP157A
April 1, 2022
Recommended ESD-CDM Target Levels
The intent of this report is to document and provide critical information to assess and make decisions on safe CDM ESD level requirements. The scope of this document is to provide this information to...
October 1, 2009
Recommended ESD-CDM Target Levels
This document was written with the intent to provide information for quality organizations in both semiconductor companies and their customers to assess and make decisions on safe ESD CDM level...

References

Advertisement