JEDEC - JESD82-17.01
Definition of the SSTUA32S868 and SSTUA32D868 Registered Buffer with Parity for 2R x 4 DDR2 RDIMM Applications
| Organization: | JEDEC |
| Publication Date: | 1 January 2023 |
| Status: | active |
| Page Count: | 32 |
scope:
This standard defines standard specifications of DC interface parameters, switching parameters, and test loading for definition of the SSTUA32S868 and SSTUA32D868 registered buffer with parity test for DDR2 RDIMM applications.
The purpose is to provide a standard for the SSTUA32S868 and SSTUA32D868 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
NOTE The designation SSTUA32S868 and SSTUA32D868 refers to the part designation of a series of commercial logic parts common in the industry. This number is normally preceded by a series of manufacturer specific characters to make up a complete part designation.
Document History