UNLIMITED FREE
ACCESS
TO THE WORLD'S BEST IDEAS

SUBMIT
Already a GlobalSpec user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your GlobalSpec Experience

Finish!
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

IEEE 1149.1

Standard Test Access Port and Boundary-Scan Architecture

inactive
Buy Now
Organization: IEEE
Publication Date: 14 June 2001
Status: inactive
Page Count: 208
scope:

This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to

- testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate;

- testing the integrated circuit itself; and

- observing or modifying circuit activity during the component's normal operation.

The test logic consists of a boundary-scan register and other building blocks and is accessed through a Test Access Port (TAP).

Document History

February 6, 2013
Test Access Port and Boundary-Scan Architecture
This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to: - Testing the interconnections between integrated circuits once they have been...
IEEE 1149.1
June 14, 2001
Standard Test Access Port and Boundary-Scan Architecture
This standard defines test logic that can be included in an integrated circuit to provide standardized approaches to — testing the interconnections between integrated circuits once they have been...
August 19, 1996
Test Access Port andBoundary-Scan Architecture
A description is not available for this item.
January 1, 1994
Supplement to IEEE Std 1149.1-1990, Standard Test Access Port and Boundary-Scan Architecture
A description is not available for this item.
May 21, 1990
Standard Test Access Port and Boundary-Scan Architecture
A description is not available for this item.

References

Advertisement