DLA - DESC-DWG-85078 REV C
DELAY LINES, ACTIVE, PROGRAMMABLE 3 BIT, 16 PIN DIP COMPATIBLE, EMITTER-COUPLED LOGIC (ECL)
| Organization: | DLA |
| Publication Date: | 2 October 1992 |
| Status: | inactive |
| Page Count: | 10 |
scope:
This drawing describes the requirements for a family of programmable 3 bit, 16 pin compatible, emitter-coupled logic (ECL) delay lines.
The complete PIN shall be as shown in the following example:
intended Use:
Devices conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM... View More
Document History