UNLIMITED FREE ACCESS TO THE WORLD'S BEST IDEAS

close
Already an Engineering360 user? Log in.

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

Customize Your Engineering360 Experience

close
Privacy Policy

This is embarrasing...

An error occurred while processing the form. Please try again in a few minutes.

IEEE 1450.1

IEEE Standard for Extensions to Standard Test Interface Language (STIL) (IEEE Std 1450™1999) for Semiconductor Design Environments

active, Most Current
Buy Now
Organization: IEEE
Publication Date: 9 June 2005
Status: active
Page Count: 126
scope:

Structures are defined in STIL to support usage as semiconductor simulation stimulus, including (1) mapping signal names to equivalent design references, (2) interface between scan and built-in self test (BIST) and the logic simulation, (3) data types to represent unresolved states in a pattern, (4) parallel or asynchronous pattern execution on different design blocks, and (5) expression-based conditional execution of pattern constructs.

Structures are defined in STIL to support the definition of test patterns for sub-blocks of a design4 (i.e., embedded cores) such that these tests can be incorporated into a complete higher level device test.

Structures are defined in STIL to relate fail information from device testing environments back to original stimulus and design data elements.

4Syntax in this document that is used in the definition of patterns for sub-blocks is summarized in Annex O.

Document History

June 9, 2005
Extensions to Standard Test Interface Language (STIL) (IEEE Std 1450-1999) for Semiconductor Design Environments
Structures are defined in STIL to support usage as semiconductor simulation stimulus, including (1) mapping signal names to equivalent design references, (2) interface between scan and built-in self...
IEEE 1450.1
June 9, 2005
IEEE Standard for Extensions to Standard Test Interface Language (STIL) (IEEE Std 1450™1999) for Semiconductor Design Environments
Structures are defined in STIL to support usage as semiconductor simulation stimulus, including (1) mapping signal names to equivalent design references, (2) interface between scan and built-in self...
June 9, 2005
IEEE Standard for Extensions to Standard Test Interface Language (STIL) (IEEE Std 1450™1999) for Semiconductor Design Environments
A description is not available for this item.

References

Advertisement